

US DOL SPONSORED TAACCCT GRANT: TC23767

PRIMARY DEVELOPER: Jim Blair – Henry Ford College

Solid State Electronics

Course Structure – Modules 1, 2, & 3

Module 1

Topic Unit 1: Semiconductor Introduction (timeline)

- A. Atomic Structure
- B. Semiconductors, Conductors, and Insulators
- C. Covalent Bonds
- D. Conduction
- E. N-Type or P-Type Material

Topic Unit 2: The Diode (timeline)

- A. pn Junction
- B. Depletion Region
- C. Barrier Potential
- D. Diode Biasing
 - 1. Forward
 - a. voltage
 - b. current
 - 2. Reverse
 - a. voltage
 - b. current
- E. V-I Characteristic Curve
- F. Temperature Effects
- G. Diode Packages
- H. Diode Testing
- I. Diode Lab

Topic Unit 3: Zener Diode (timeline)

- A. Zener Diode symbol.
- B. Characteristic Curve
- C. Operation in the reverse breakdown region
- D. Forward bias operation same as rectifier diode.
- E. Zener diode specs.
 - 1. Voltage Vz: The Zener voltage
 - 2. IZMax the maximum current that can flow through a Zener diode at VZ.
 - 3. IZMin the minimum current that can flow through a Zener diode at VZ.
 - 4. Rz zener resistance
 - 5. Power rating





Multi-State Advanced Manufacturing Consortium RELEASE
DATE2/22/2016VERSIONv 001PAGE2 of 8

US DOL SPONSORED TAACCCT GRANT: TC23767 P/ PRIMARY DEVELOPER: Jim Blair – Henry Ford College

Solid State Electronics

Course Structure – Modules 1, 2, & 3

- 6. Voltage tolerance
- 7. Temperature stability
- 8. Junction temperature
- 9. Package

Topic Unit 4: UJT (timeline)

- A. Basic operation
- B. UJT Lab

Topic Unit 5: SCR (timeline)

- A. Basic operation
- B. SCR Lab

Lab/Test/Project:

Final Exam:





RELEASE DATE	2/22/2016
VERSION	v 001
PAGE	3 of 8

US DOL SPONSORED TAACCCT GRANT: TC23767 P, PRIMARY DEVELOPER: Jim Blair – Henry Ford College

Solid State Electronics

Course Structure – Modules 1, 2, & 3

Module 2

Topic Unit 6: Power Supplies (timeline)

- A. Transformer
 - 1. Peak-to-Peak
 - 2. Peak
 - 3. RMS
 - 4. Average
 - 5. Center Tap
- B. Half Wave Rectifier
 - 1. Pulsating DC Voltage
 - a. Positive Output
 - b. Negative Output
 - 2. Vmax
 - a. = V Peak of secondary Vdiode
 - 3. Average DC Voltage Output
 - a. = Vmax / π
 - 4. Diode PIV rating
- C. Full Wave Rectifier
 - 1. Pulsating DC Voltage
 - a. Positive Output
 - b. Negative Output
 - 2. 2. Vmax
 - a. = (V Peak of secondary / 2) Vdiode
 - 3. 3. Average DC Voltage Output
 - a. = $(2 (Vmax)) / \pi$
 - 4. 4. Diode PIV rating
 - a. = ((2)(V Peak of secondary) + .7v)
- D. Full Wave Bridge Rectifier
 - 1. Pulsating DC Voltage
 - a. Positive Output
 - b. Negative Output
 - 2. Vmax
 - a. = V Peak of secondary 2(Vdiode)
 - 3. Average DC Voltage Output
 - a. = (2 (Vmax)) / π
 - 4. Diode PIV rating
 - a. = V Peak of secondary + .7v





US DOL SPONSORED TAACCCT GRANT: TC23767 PA PRIMARY DEVELOPER: Jim Blair – Henry Ford College

Solid State Electronics

Course Structure – Modules 1, 2, & 3

E. Filtering

- 1. Capacitor Filter
- 2. RLC Time Constant
- 3. Frequency Of Half Wave, Full Wave and Full Wave Bridge Voltages Compared
- 4. Ripple Voltage p-p
- 5. Ripple Compared
- 6. Filtered Average DC Voltage Output (All 3 types of power supplies)
- 7. Effectiveness of the Filter or % Ripple
- 8. Surge Current
 - a. Diode Forward Surge Current Rating
 - 1) IFSM on Spec Sheet
 - b. Surge Resistor

Lab/Project/Test:

Topic Unit 7: Voltage Regulation (timeline)

- A. Line Regulation
 - 1. If there is a change in input voltage, the regulator must maintain a constant output voltage.
 - 2. Line regulation
 - 3. Expressed as a percentage change per volt:
- B. Load Regulation
 - 1. If a change in load resistance causes a change in current draw, the regulator must maintain a constant output voltage.
 - 2. Load regulation
 - 3. Expressed as a percentage change per milliamp.
 - 4. Load regulation
- C. Basic Zener shunt regulator
 - 1. Circuit
 - 2. Basic components
 - a. Load (RL)
 - b. Series resistor (Rs)
 - c. DC Supply voltage
 - d. Zener diode





RELEASE DATE	2/22/2016
VERSION	v 001
PAGE	5 of 8
1	

Solid State Electronics

PRIMARY DEVELOPER: Jim Blair – Henry Ford College

Course Structure – Modules 1, 2, & 3

The following regulators must be completed after transistor theory.

- D. Series transistor regulator
- E. Transistor shunt regulator
- F. Three terminal regulators (linear)
 - 1. fixed positive regulators
 - 2. fixed negative regulators
 - 3. variable positive regulators
 - 4. variable negative regulators

Lab/Project/Test:

Final Exam:





US DOL SPONSORED TAACCCT GRANT: TC23767 P PRIMARY DEVELOPER: Jim Blair – Henry Ford College

Solid State Electronics

Course Structure – Modules 1, 2, & 3

Module 3

Topic Unit 8: Bipolar Junction Transistor Characteristics (timeline)

- A. Two pn junctions
 - 1. Emitter
 - 2. Base
 - 3. Collector
 - 4. Base-Emitter junction
 - 5. Base-Collector junction
- В. Туре
 - 1. NPN
 - 2. PNP
- C. Symbols
- D. Biasing
- E. Operation
- F. Currents
- G. Basic formulas
 - 1. IE = IC + IB
- H. Transistor parameters and characteristic curves
- I. Voltage and current measurements
 - 1. Voltages with respect to ground
 - 2. Voltages not with respect to ground
 - 3. Currents
- J. Transistor characteristic curves
 - 1. Circuit used to determine the characteristic curves.
 - 2. Other methods to determine the curves.
 - 3. Linear region
 - 4. Saturation region
 - 5. Breakdown region
 - 6. Cutoff region
- K. DC load line
 - 1. Two points determine a line
 - 2. Calculating the two points
 - 3. Maximum transistor ratings a. Maximum power rating
 - 4. Transistor data sheets





2/22/2016
v 001
7 of 8

US DOL SPONSORED TAACCCT GRANT: TC23767 PRIMARY DEVELOPER: Jim Blair - Henry Ford College

Solid State Electronics

Course Structure – Modules 1, 2, & 3

- 5. Transistor testing
- 6. Packages
- 7. Transistors as switches
 - a. Switch off = transistor condition biased in cutoff
 - b. Switch off = transistor condition biased in saturation
 - c. Application
- 8. Transistor as an amplifier
 - a. Vin
 - b. Vout
 - c. Voltage gain
 - d. DC operating point and DC bias
 - 1) Q point
 - 2) Operation in the linear region
 - 3) Operation out of the linear region
 - e. Common emitter amplifier
 - 1) Amplifier calculations fixed bias
 - 2) Amplifier calculations self bias
 - Amplifier calculations voltage divider bias
 - 4) Phase inversion of the common emitter amplifier
 - 5) Input and output impedance
 - f. Common collector amplifier

Lab/Test/Project

Final Exam:





Multi-State Advanced Manufacturing Consortium

Consortium VERSION
US DOL SPONSORED TAACCCT GRANT: TC23767 PAGE
PRIMARY DEVELOPER: Jim Blair – Henry Ford College

2/22/2016 v 001 8 of 8

RELEASE

DATE

Solid State Electronics

Course Structure – Modules 1, 2, & 3

SAFETY DISCLAIMER:

M-SAMC educational resources are in no way meant to be a substitute for occupational safety and health standards. No guarantee is made to resource thoroughness, statutory or regulatory compliance, and related media may depict situations that are not in compliance with OSHA and other safety requirements. It is the responsibility of educators/employers and their students/employees, or anybody using our resources, to comply fully with all pertinent OSHA, and any other, rules and regulations in any jurisdiction in which they learn/work. M-SAMC will not be liable for any damages or other claims and demands arising out of the use of these educational resources. By using these resources, the user releases the Multi-State Advanced Manufacturing Consortium and participating educational institutions and their respective Boards, individual trustees, employees, contractors, and sub-contractors from any liability for injuries resulting from the use of the educational resources.

DOL DISCLAIMER:

This product was funded by a grant awarded by the U.S. Department of Labor's Employment and Training Administration. The product was created by the grantee and does not necessarily reflect the official position of the U.S. Department of Labor. The Department of Labor makes no guarantees, warranties, or assurances of any kind, express or implied, with respect to such information, including any information on linked sites and including, but not limited to, accuracy of the information or its completeness, timeliness, usefulness, adequacy, continued availability, or ownership.

RELEVANCY REMINDER:

M-SAMC resources reflect a shared understanding of grant partners at the time of development. In keeping with our industry and college partner requirements, our products are continuously improved. Updated versions of our work can be found here: <u>http://www.msamc.org/resources.html</u>.

